This is a simulation of a simple Arithmetic and Logic Unit (ALU) designed with Hardware Descriptive Language (HDL). See how I implemented the circuit and performed simulations to verify its functionality.
See how I implemented a 3-input XOR gate in KTH's 1 µm CMOS technology in the Cadence program.
